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ABSTRACT
This thesis describes the design of a high-density power distribution system.
Properties of impedances of power distribution systems are examined. Impedances are
classified as self and trans-impedances. These properties are then used to save simulation
time, which is a big factor for power distribution system design. Time domain models are
extracted for the test cases. A novel 2D-3D technique of placing decoupling capacitors is
demonstrated that is based on the effectiveness of the capacitor at that location. The
power distribution system acts as a cavity resonator supporting discrete modes that vary
with distance. Each capacitor is placed at the physical location where it has maximum
impact on corresponding system modes. Targeting the modes at the ports where they are
dominant using decoupling capacitors reduces trans-impedances. This technique is
extended to the entire surface of the power distribution system using just a single set of
simulations.
This thesis presents a novel 2D-3D approach of designing high-density boards having
chips with multiple power connections without having to go through lengthy tedious
simulations.
in
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Chapter 1
Introduction
Increasing clock speeds and decreasing feature sizes in integrated circuits has made
noise on power distribution systems of printed circuit boards a serious issue. Design
specifications require power supply fluctuations to be restricted within certain percentage
of the power supply. Shrinking power supply voltages for hand held devices would mean
smaller noise voltage margins.
The power supply noise from switching I/Os can couple to sensitive areas of the
board and limit system performance. For example the I/O switching noise from an ASIC
can propagate to a remote area of the board having a PLL. The coupled noise can then
affect the phase noise of the PLL. Since the PLL is responsible for clock distribution on
the PCB, the system would be exposed to an unreliable clock reference. Several general
noise reduction techniques have been investigated over the years. Latest research
involves developing more efficient design technique that reduces noise coupling between
components and can design multiple components together to save design time.
1.1 Power Distribution System Structure
The power and ground planes in a PCB along with the interconnecting vias forms the
power distribution system (PDS). The PDS in a high speed PCB consists of a regulated
voltage supply feeding current to chip modules through the board's power/ground planes
and via network. The current enters the chip module through a wire bond or solder ball
and is distributed through metal traces and vias to various analog/digital blocks.
The power ground planes of a PCB are made out of copper plates separated by a FR4
dielectric. At higher frequencies the behavior of the PDS plane structure has to be
examined as an electromagnetic system. When a chip module draws current it produces
excitation creating radial waves on the planes that bounce off the edges of the planes
resulting in system resonance. The structure can thus be considered to be a cavity
resonator resonating at discrete frequencies.
Regulated
Voltage Supply
Ground Plane
Power Plane
Figure 1.1: PCB structure: Diagrammatic representation
Power/Ground
Plane ImpedanceVoltage
Regulator
Chip Module
Figure 1.2: PCB structure: Block Representation
1.2Modeling power distribution networks
Modeling power distribution networks is one of the most important part of providing
power integrity solutions since it characterizes the behavior of the cavity structure. Early
modeling methods developed used a distributed inductor model to represent the planes.
However this model was proved to be erroneous since it does not account for the
propagation loss on the planes and the inter-planar capacitance [4]. To overcome this
more accurate methods that have been developed that are based on Partial Element
Equivalent Circuit (PEEC), Methods of Moments (MoM), and Finite Difference Time
Domain (FDTD) [30]. These methods are numerical solvingMaxwell's equations over an
enclosed volume leading to computationally expensive procedures. Another technique
uses a transmission line grid or RLC network to represent the planes in simulators to
compute the impedance [9]. The RLC network uses a distributed lossy inductor (RL)
network to represent a single copper plane and capacitance (C) to represent the inter-
planar capacitance. Such a technique can be simulated using HSPICE and is shown in
figure 1.3. This method uses a finite fixed grid with grid spacing defined by the highest
frequency component of the signal. Hence if the package is very dense or the highest
frequency desired is very large (greater than 1GHz) the computational time in the
simulator can be prohibitive.
Due to this the simulator SPEED-2000 [24] is used that employs an efficient
technique for the simulation of EM field propagation inside multi-layered packages. It
combines a circuit simulator, transmission line simulator and EM field solver using a
unique linking scheme to provide a full wave solution of the EM fields inside packages
[5]. The circuit solver solves lumped circuit elements such as resistors, capacitors and
inductors. The Transmission line solver computes signal propagation along transmission
and microstrip lines while the plane solver computes transient voltage and current
distributions on metal planes by breaking the package into RLC lumped components
depending upon the specified mesh size. SPEED-2000 performs the analysis in the time
domain and the frequency domain information can be extracted using Fourier transform.
Transmission Line
Segments
Transmission Line
Segments
(a)
L R
(b)
Figure 1.3: Power Plane
Modeling1
(a) Transmission line approach (b) RLC Network
representation
Diagram taken from [30]
1.3 Simultaneous switching noise
Simultaneous switching noise also known as Al noise or ground bounce is one of the
major noise components on the power supply. It is attributed towards the increased slew
rates of currents in drivers and the inductance of the power distribution networks [30].
Simultaneous switching noise is due to several active drivers switching simultaneously
drawing/injecting large amounts of currents from the power supply. At high frequencies
the power distribution network is too complex to be modeled at a simple lumped inductor
model and in reality is a multi-pole zero network [31] [32]. But Al noise can be
represented using a figure of merit (VSsn), which will serve only as an approximation
[30].
VSSN =NLeffdi/dt (1)
Where
Vssn = Delta-I noise
Leff = Effective inductance of PDS
N = Number of switching drivers
di / dt = Rate of change of current or slew rate of driver.
Another noise source from any chip is the core noise due to its internal circuitry that
contains millions of transistors switching simultaneously. Simultaneous switching noise
along with the core noise can propagate on the copper planes
to quiet drivers causing
time domain distortion and signal delays on off-chip drivers [30]. If the propagated noise
exceeds the driver inputs tolerance limit the output will be distorted resulting in system
datum error. Since the slew rate and the clock frequency will increase with every
generation of microprocessors it is necessary to suppress this noise to maintain power
integrity.
1.4 Effect ofNoise on system performance
Power distribution system noise affects a variety of circuit parameters on chip and off
chip. It is important to identify all the on-chip parameters that are affected by power
supply noise in order to design these parameters at the chip level taking into account the
PDS noise. Many of them are described below.
1.4.1 Clock Skew
The power supply noise often affects the clock distribution on and off chip. It can be
derived as given in [33]
Tskew = 0.7 Rtr CL {VDD/ (Vdd-Vt) } { (VDD - Vdd)/ VDD }
Where,
Tskew = Clock Skew
Rtr = Driver's Source-Drain resistance
Cl = Load Capacitance
VDD = Ideal Power supply
Vd(j = Vdd - AV = Deviated Value ofpower supply.
Hence as the value of AV or voltage variation increases the value of clock skew
increases. Clock skew is shown in figure 1.4.
/N
Original Clock
->
Clock-A
^>
Clock-B
>
Skew
Time
Figure 1.4: Clock Skew due to PDS Noise
1.4.2 Phase Noise or Jitter
Power distribution noise can also contribute to phase noise or jitter in phase locked
loops where the noise enters the circuit to cause the frequency to
'skirt'
around the carrier
in the frequency domain and waveform to shift around the zero crossing point in the time
domain. Since a PLL provides clock reference to the entire digital circuitry the system
would be exposed to an unreliable reference, which would compromise system
performance.
Ill
Phase Noise
I I I I I I I I
(a)
(b)
Figure 1.5 (a) Phase Noise in PLLs (b) Jitter in PLLs.
1.4.3 Common Mode Noise
High frequency noise on the power supply converts the source capacitances of the
input stages of two-stage operational trans-conductance into a common mode current thus
increasing the common mode gain of the amplifier [34]. Hence while computing the
common mode gain of an operational amplifier one must account for the gain due to the
power supply noise.
To avoid these problems several techniques of decoupling capacitor placement have
been examined. One technique uses time domain models to guide placement of capacitors
[4]. If the time domain models of PCB components are difficult to extract or inaccurate,
the technique becomes very difficult to implement effectively. Another technique
proposed selects ideal values of capacitors but distributes them on the power planes [19].
It does not explain the effectiveness of the capacitor at that particular location. Also no
existing method devises a strategy to deal with multiple power pins or deal with high-
density packages.
1.5 Scope ofResearch
Based on issues related to power distribution system design the following research to
develop a design technique was performed:
Characterization of properties of the power distribution system that will help
efficient computation of impedance profiles.
Remove limitations of existing techniques namely inability to account for
multiple VDd and VSs connections.
Devise an efficient layout technique that indicates the effectiveness of a particular
capacitor at a particular location.
Enable design of multiple components simultaneously without having to go
through computationally expensive procedures.
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Characterization of impedance is described in chapter 2 and techniques are
demonstrated to save simulation time using these properties. Chapter 3 has information
on ways to characterize the transient current on the power planes that will help improve
the accuracy of time domain simulations. A novel placement strategy is described in
chapter 4, which is later used in chapter 5 for designing high-density packages
11
Chapter 2
Characterizing PDS Impedance
2.1 Power/Ground plane impedance
The voltage fluctuations on the power ground rails can be expressed [19] with the
help of the impedance matrix as,
[V] = [Z][I] (2.1)
where [I] is the switching current, [Z] is the impedance matrix and [V] is the resulting
ground bounce. Assuming N switching current sources on the power/ground planes the
system can be treated as an N-port network. The impedance matrix equation for such an
N-port can be expanded as follows
Vi
V2
vN
Zu z12 .
Z21 Z22
.
Zni ZN2 #
ZlN li
Z2N I2
Znn Jn_
(2.2)
Where
Zxy I = Self Impedance of port X
I X=Y
Zxy I = Trans Impedance between port Y and X
I X#Y
Self-impedance is the impedance seen by the switching source. When it is multiplied
by the injected current at that port gives a resulting ground bounce that is due to the
switching of the chip itself. Trans-impedance gives
the magnitude of coupling between
two chip modules. A typical profile of
self-impedance and trans-impedance is shown in
the figure 2.1.
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Figure 2. 1 : Impedance profiles (a) Self-ImpedanceMagnitude (b) Trans-Impedance
magnitude (c) Imaginary Part of Self-Impedance (d) Real part of Self-Impedance
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The real part of self-impedance shows peaks at the poles and is always greater than
zero to ensure passivity (poles remain on the left hand side of the imaginary axis) [30].
The imaginary part of the self-impedance crosses the real axis at the poles and zeros of
the system. General design specifications indicate that the supply voltage fluctuations
should remain confined within certain percentage of the supply voltage. Hence a target
impedance value can be set using ohms law [2],
Zt = Allowed Ripple x Supply Voltage
Current
^~ ~
^
Computation of this target impedance for port-X is valid for those cases where the current
sources from other port is negligible compared to that injected into port-X. If the current
from the other ports are not negligible compared to that of port-X then it is better to set
the noise voltage margins and modify the self and trans-impedances until the sum of all
voltages is below the threshold voltage level using (2.2). A detailed discussion about
setting targets is given in section 4. 1 .
14
2.2 Altering Impedance profiles
In order to meet the target impedance the driving point impedance magnitude must be
altered such that it is below a certain target impedance value over a broad frequency
range (DC to 1GHz). This can be achieved using a variety of capacitors. The voltage
regulator provides low impedance until 1kHz. The low impedance is maintained by bulk
capacitors to about 1MHz and ceramic capacitors to upto 300MHz [2]. For current
transients at frequencies higher than this, the inter-planar capacitance is used to provide a
low impedance path [2]. A good design would require an optimal mixture of all these
capacitances.
Z (Ohmy ^
400mOhra
Voltage Regulator Bulk Decoupling Ceramic Capacitors Inter-planar Capacitance
A A A A
I ' '
'
' ' ' Target Impedance
1Hz 1kHz 1MHz 1GHz Frequency (MHz)
Log Scale
Figure 2.2: Use of bulk, ceramic and inter-planar capacitance for different frequency
ranges
2.3 Impedance Simulation
The driving point impedance of a package can be extracted using a full wave EM
tool. Here the tool SPEED-2000 by Sigrity Inc [24] is used. Based on the specified mesh
size SPEED-2000 beaks down the power and ground planes into an RLC equivalent
circuit [24]. The impedance at a port-X can be extracted by injecting a gaussian current
15
source into the port and computing the Fourier transform of the ratio of induced noise
voltage between the power and ground to the injected current. The pulse width of the
current source has to be kept such that it includes the highest frequency of interest. A
symbolic representation of the PDS and current source is shown in figure 2.3.
Port-X
Ground Plane
~z_
Power Plane
Figure 2.3: Current Injected in port-X for extracting impedance profile
The trans-impedance is computed in a similar manner. Choosing an appropriate mesh
size is an important part of 3D field simulators. A low-density mesh will typically save a
lot of simulation time while compromising on simulation accuracy. A high-density mesh
will account for all the parasitic interactions however the simulation time can prove to be
unacceptable. Hence a simulation chosen is essentially a compromise between simulation
time and accuracy.
2.4 System ImpedanceModes
The power/ground planes separated by a dielectric acts as a cavity resonator that
resonates at discrete frequencies. The frequencies at which the resonances occur are a
function of the board dimensions [30] and can be approximated with the help of a figure
ofmerit fmn given by:
16
fmn= ((m/a)z + (n/b)2)
2(sii) M
2->Y2
(2.4)
Where a, b = Board dimensions
m, n = system mode
e = permittivity
|j. = permeability
The corresponding modes are shown on the impedance profile extracted at point (2,5) in
figure (2.4).
Z (Ohms)
0.00E+O0 1.00E+08 2.00E+08 3.00E+08 4.00E+08 5.00E+08 6.00E+08 7.00E+08 8.00E+08 9.00E+08 1.00E+09
Frequency (Hz)
Figure 2.4 Impedance profile showing various system modes
These system modes are not only a function of frequency but their magnitude is also a
function of distance on the power-ground plane. Hence it would be more intuitive to
analyze self and trans-impedances by taking a 3D impedance plot at the system poles.
Such a plot gives a better idea of which modes are significant at a given location and
coupling between different regions of the power/ground plane that in turn dictates
selection of capacitance value and placement.
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Probe point at (-18,10)
~F
(5,12)
A
(0,0)
17cm
(-20, -5)
V
<e 25cm ->
Figure 2.5: Port locations for test case-1 with current injected at (-18,10)
For 3D-analysis test case-1 is considered as shown in figure 2.5 consisting of two 17
* 25 cm copper planes separated by a lOmil (0.254mm) thick FR4 dielectric with relative
permittivity sr = 4.The bottom left hand side is assigned the co-ordinates (-20, -5) and the
top right hand corner is assigned (5,12). For this a default mesh size of 60*60 is selected
since it does not contain any traces or high density via arrays. To simulate the impedance
and trans-impedance profiles a current source is injected through the plane at the point
(-18,10). The trans-impedance is measured at a total of 345 ports. The 3D impedance
plots are drawn using test case-1 for 40MHz, 300MHz, 435MHz and 525MHz
respectively. These plots are drawn without any decoupling capacitors and with a
resolution of 1 cm (distance between two sample points). It can be seen that the
impedance plots peak and dip at certain locations on the board. The coupled voltage
component from the source point is important for the ports located on the peaks since it
adds a component V^ (Z trans*I source) to the total noise budget at the ports on the peak.
18
Z (Ohms)
1 (Ohms
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Breadth (cm)
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(a) (b)
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Z (Ohms)
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Length (cm)
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Figure 2.6: 3D impedance plots of test case-1 for different frequencies
(a) 40MHz (b) 300MHz (c) 435MHz (d) 525MHz
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The 3D plots indicate that coupling of noise between different regions is a function of
frequency and distance. Consider figure 2.7(b). The top view of the 3D plot suggests that
with a frequency 525MHz is injected into one edge of the board (figure 2.7) it will couple
to the far ends where the response will be maximum while that at the center is minimum.
This can be confirmed with the help of the time domain simulation where a sine wave VI
with a frequency 525MHz is injected into one edge and the response is seen at the other
three corners and at the center. As anticipated the response at the corners is maximum
(equal to the injected value) while that at the center is minimum (values in table 2.1). The
3D plots also shows that system impedance exhibits certain properties that can be
exploited for saving simulation time and decoupling capacitor placement optimization.
Injected/Observed Voltage Peak Value (V)
Injected-VI 0.8
Observed-V2 0.8
Observed-V3 0.8
Observed-V4 0.8
Observed-V5 0.05
Table 2.1 Peak values of Injected/Measured Voltages
20
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525MHZ
Vf
H5
~~
1
J13
1611
-S9
V \\\ \ X \/ r V ;
\k
:\fe:--I-: / -A /"/
\\\Y\
'
t*
-S7
/ / / / /
I jrrH \S5t it Irt
/ 33
J |_J i-^-*r<^~cT>~r- coirr4
V2
V4
Figure 2.7(a) Coupling at 525MHz - Ports for injecting and observation on the PDS (b)
Coupling at 525MHz - Top View with Impedance gradients
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2.5 Self-Impedance Properties
From the 3D plots it can be seen that the system modes exhibit certain properties,
which can be characterized to save simulation time that in turn can help to increase
simulation accuracy, as a balance between the two has to be kept.
If a power/ground plane exhibits symmetry along an axis then the self-impedances at
corresponding points across the axis are equal. Consider a rectangular board of
dimensions (a, b) with origin at (0, 0) as shown in figure 2.8-a. If the length a can be
divided into 'N' points and breadth b into 'M' points then there are a total ofM*N points
on the plane. Since this structure is rectangular it exhibits symmetry along two axes
& BB all the self-impedances can be extracted from a single quadrant. Hence the driving
point impedance can be expressed as,
Z [n*a/N, m*b/M] Z [n*a/N, (M-m)*b/M] Z [(N-n)*a/N, m*b/M] Z [(N-n)*a/N, (M-m)*b/M]
(2.5)
Where,
n = any number from 0 to N&
m = any number from 0 to M.
It follows that there are four points on the plane with identical driving point impedances.
Hence instead ofM*N simulations for extracting Zm*n impedances this property can be
used to extract Zm*n impedances from M*N/4 simulations saving three fourth of the total
simulation time.
22
(a,b)
B B1
(0,0)1-
<^
V
->
(a)
(a,b)
(2, 12) (23, 12)
(23, 5)
Figure 2.8: (a) Rectangular Board with two axes of symmetry (b) 4-Test Ports (c) Single
quadrant to characterize the impedance of the entire board.
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This would mean that for say n = 2, m = 5, N = 25 andM=17 for a 25cm* 17cm board
the impedances,
Z (2,5) - Z (23,5) - Z (2,i2) = Z (23,12)
(2.6)
This can be verified with the help of the test case-1. The four impedance magnitude
curves are shown in figure 2.9. Hence based on this property the self-impedance of ports
can be extracted across the entire plane pair (without any decoupling capacitors) with the
help of those in the un-shaded area in figure 2.8-c. However a major limitation for this
technique exists since it is based on the symmetry of the power/ground plane structure. In
many PCBs split planes are used to save the number of layers and cost in a package. This
leads to use of asymmetric structures for which the above theory does not apply. Even if
the structure is symmetric having asymmetrically placed via holes or capacitors will
make it loses its symmetric property. Due to this every relevant port will have to be
probed. Accounting for such structures is beyond the scope of this work.
24
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Frequency (Hz) Frequency (Hz)
(a) (b)
ZC23.12)
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Frequency (Hz) Frequency (Hz)
(C) (d)
Figure 2.9: Extracted impedance profiles at four different ports (a) Port at (2,5) (b) Port at
(23,5) (c) Port at (2,12) and (d) Port at (23,12)
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2.6 Trans-Impedance Properties
To determine how to tackle trans-impedance, it becomes necessary to understand its
properties. This is done by considering two ports at locations (-18, 10) and (-7, 10) on the
test case-1 that can be designated as test case 1.01.
Port-1
(-18, 10)
Port-2 (-7, 10)
(5,12)
(0,0)
(-20,-5)
Figure 2.10: Test Case 1.01
The Z-parameters Zu, Z12, Z21 and Z22 are extracted and their magnitudes are shown in
figure 2.11. It can be seen in 2.11(b) that Zn ~ Z2i and the dominant modes are those
which are common to both these ports - modes (0,0), (0,1), (2,0) and (2,1). Mode (1,0)
and (1,1) which is dominant in Zu is only partially dominant in Z21 and Zi2 due to the
fact that port-2 does not support these modes. From this the following can be concluded
the trans-impedance ZXy is a function of modes at port-X and port-Y. Zxy will have
dominant modes that are common to both X and Y and will have partially dominant
modes at the non-common ones.
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O.OOE-tOO 1.00E+08 2.00E+O8 3.00E+O8 4.00E+O8 5.00E+08 6.00E+08 7.00E+08 8.00E+08 9.00E+O8 1.00E+09
Frequency (Hz)
(a)
O.OOE+OO 1 .00E+O8 2.00E+08 3.00E+08 4.00E+08 5.00E+08 6.00E+O8 7.00E+08 8.00E+08 9.00Et08 1 .00E+09
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Z (Ohms)
0.7
O.OOE-tOO 1.00E+08 2.00E+08 3.00E+08 4.00E+08 5.00E+O8 6.00E+08 7.00E+08 8.00E+08 9.00E+O8 1.00E+O9
Frequency (Hz)
(C)
Figure 2.1 1: Z-parameters for test case (a) Zu (b) Z2i and Z]2 (c) Z22
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Taking another test case called test case1.02 can validate the trans-impedance theory. In
Test case 1.02 trans-impedance is extracted between Port-2 at (3.9, 4.11), Port-3 at (4, -
4.15) and Port- 1 at (-18.8,4.05).
Port-l
(-18.8,4.05)
(0,0)
Port-2
(3.9,-4.11)
Port-3
(4, -4.15)
Figure 2.12: Test Case 1.02: Validation of Trans-impedance theory
Ports 1 and 2 are located symmetrically on each side of the plane and hence support the
same number ofmodes while port-2 located at the edge supports the maximum number of
modes. From the extracted trans-impedances it can be seen that Z2i shows peaks at the
common modes (1,0) and (2,0) and Z3j shows dominant peaks at the common modes
(1,0), (2,0) and partially dominant peaks at the non common modes at (0,1), (1,1) and
(0,2). Based on these results it can be concluded that the trans-impedance theory
proposed is validated.
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Figure 2.13 Trans-impedances (a) Z21 (b) Z31
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2.7 Summary
In this chapter the noise voltage on the power plane is co-related to the impedance
that it offers to the chip. Impedance are characterized into two types self and trans-
impedances. Impedance is considered not only as a function of frequency (2D) but also as
a function of distance across the board leading to computation of 3D plots. These 3D
plots are used to optimize capacitor placement in chapter 4. Properties of self and trans-
impedances are extracted using simulations. For most cases symmetrical structures have
self-impedance that show symmetry, which can be exploited to save simulation time. A
Trans-impedance theory is proposed which can be useful in accounting for coupled noise.
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Chapter 3
Characterizing the Transient Current
The noise on the power distribution system can be mainly attributed towards the
power/ground plane impedance and the transient current due to switching of chips
mounted on the PCB planes [2]. Hence it becomes necessary to characterize the transient
current failing which proper co-relation between simulation and measurement results will
not be obtained. Having an accurate model for the power/ground planes only assures that
the impedance 'Z' in the V=Z*I equations is properly represented. The T or the injected
current will depend upon the models used to represent the switching of the chips
connected to the power planes. For a single chip any deviation between the simulation
and measurement may be corrected by making adjustments to the model. For a high-
density package that has multiple models, using a trial and error approach to seek an
acceptable co-relation is very difficult and even may be impossible. To avoid these
pitfalls it becomes necessary to understand the working of these individual components
and develop accurate models for them. Two components are considered here: A Voltage
Controlled Oscillator and a digital logic block.
3.1 VCO Model
The PLL is an essential part of any digital system as it provides clock reference to the
system. The Voltage controlled oscillator (VCO) forms an integral part of any PLL as
shown in figure 3.1
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~w VPD
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cont
Voltage
Controlled
Oscillator
Phase
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Filter
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w ? V
<J>IN
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VOUT
OfjUT
Figure 3. 1 : Simple PLL Block Diagram
The most commonly used VCOs are ring oscillators as they are derived from digital
building blocks, have relatively large tuning range and are simple [35]. It can be
represented with the help of n-inverters in the form of a loop where n is odd as shown in
figure 3.2(a).
n-inverters; n is odd
Figure 3.2: Ring Oscillator with n-inverters where n is odd
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In the ring oscillator each inverter can be characterized by its propagation delay Tp.
Hence the logic propagates around the loop experiencing net inversion at each stage
leading to an oscillation period that is twice the total propagation delay
fosc = l/(2*n*Tp)
(3.1)
In order to adjust the oscillations the propagation delay has to be changed. One
unique way of doing it is by changing the current drive of the inverter. Such a
configuration is called a current starved ring oscillator. The VCO used in the test cases of
the following chapters uses such a design [36]
Figure 3.3: Current Starved ring oscillator
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As this circuit operates at a frequency of 160MHz it may be tempting to model it as a
160MHz sine wave but a simulation of power supply current using SPECTRE shows
most of the energy in the frequency spectrum concentrated around 460MHz with an
amplitude of 0.226mA. This can be attributed towards the increased ramping of the
waveform across the zero crossing point. Based on these simulations a current core model
can be used to represent the VCO from a power distribution perspective as shown in
figure 3.4
li
Ipeak = 0.226mA
F = 480MHz
Figure 3.4 Current SourceModel for VCO
3.2 Digital Logic Model
A digital chip has two sources of noise that appear on the power supply. One is due to
the switching of the core and the other due to switching of its drivers.
3.2.1 CoreModel
The core consists of a vast array of small transistors that operate over the course of
the clock cycle charging and discharging the chip's internal capacitors [27]. Since it is
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practically not possible to actually simulate the core using SPICE due to the vast majority
of transistors it has, it becomes necessary to develop simplified equivalent models.
A Norton equivalent circuit with the core current in parallel with the core capacitance can
effectively simulate the behavior of the core. The core current and capacitance can be
estimated based on the power dissipation of the chip as give in [27].
C=?Nl*{
Figure 3.5: Norton EquivalentModel for digital core
3.2.2 I/O model
The I/O model for the digital logic can be extracted from Input-Output Buffer
Information Specification or IBIS [37]. The IBIS gives a pull-up and pull down V-I curve
that can be used to generate a time varying resistor model to represent the on chip driver.
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'TH
RTH
Time Varying
resistor
Pull-up
Device
Pull-down
Device
Figure 3.6: Digital I/O model from IBIS
3.3 Summary
PCB-chips have to be simulated in actual circuit solvers or using well-established and
pre-existing models develop accurate time domain models. VCO models are developed
with the help of circuit solvers and digital model is developed using IBIS and an
approximate core model.
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Chapter 4
Selection and Placement of Capacitors
As mentioned earlier designing a PDS requires that the impedance seen by the chip
should be below a certain target value to keep the voltage fluctuations confined to a
percentage of the voltage supply. This can be done by placing decoupling capacitors on
the power distribution system. Existing techniques for capacitor placement are very
general and are based on thumb rules and often result in over designs of circuit boards
and waste of power/ground plane area due to capacitors that are not effective at that
location. This gives rise to a need for a well-defined technique that is based on the
effectiveness of a capacitor at a particular location. Also such a method can lead to a
procedure to design high-density boards that will not consume a lot of time. The method
described here utilizes a three-dimensional impedance plot at system modes to optimize
capacitor placement.
In order to design a power distribution system the design has to be optimized in the
frequency domain and then verified in the time domain. Although the objective is to
develop a general decoupling capacitor placement methodology for sake of reference a
specific case- test case-2 is considered that will be designed later in chapter 5. It has a
rectangular board with dimensions 17cm*25cm separated by a FR4 dielectric with 8r = 4.
A digital chip of dimensions 2.5cm*2.5cm is mounted on it with its right edge at (-6.3,
4) with a power dissipation of 200mW and supply voltage of 1 .5V as shown in figure 4. 1 .
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The board has another module that has a VCO with its left corner at (-18,10) with a
power dissipation of 2mW.
The objective of the power distribution design is optimizing values and placement of
decoupling capacitors to:
(a) Minimize voltage fluctuation on the power planes due to switching of each of the two
modules
(b) Minimize the noise coupling between both modules.
PD = 2mW ^ Z>-<=^
VCO ^ w
^ ^ DigitalBlock PD = 0.2W5I/0s
Figure4.1: Test Case-2
Designing in the frequency domain involves extraction of 2D and 3D impedance
profiles. The 2D impedance profile helps the selection of decoupling capacitors to meet a
calculated design target while the 3D impedance profile shows where to place them.
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Based on this a general placement technique can be derived for the selected capacitors
that will facilitate a quick and effective placement
4.1 Extracting Impedances and setting targets
Since the power/ground planes in test case-2 exhibit symmetry along two axes, the
impedance profiles of the entire board (without discrete capacitors) can be characterized
by extracting the impedance profiles of just one quadrant. In this case since the modules
are located in a single quadrant it does not seem to be advantageous in terms of
simulation time. The edge where the PLL is located exhibits the maximum number of
modes in its impedance profile while the digital block exhibits the least within the
system. As stated earlier since the edge of the board simulates the maximum number of
modes a generalized solution can be derived with the help of the profile at the edge of the
board and the 3D plot.
The system without decoupling capacitors (inter-planar distance d=4mils) exhibits
resonances at 30, 295, 430, 520 and 590MHz. Modes higher than 590MHz are not
considered here since the frequency of the digital module is 40MHz that yields a
14th
harmonic of 560MHz. The 3D plot is generated for these frequencies are shown in figure-
4.2. Since the digital logic generates the maximum noise in this case and it switches at
40MHz it is evident that it will generate harmonics at multiples of 40MHz. Hence the
system should not support modes at these frequencies and or have an impedance profile
that is below a certain target impedance. Preferably both should be true.
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Z (Ohms)
Length (cm)
Breadth (cm)
Length (cm)
Breadth (cm)
(a)
Length (cm) v a
(b)
Z (Ohms)
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Breadth (cm)
(C)
Length (cm)
Breadth (cm)
(d)
10
6Breadth (cm)
Length (cm)
(e)
Figure 4.2 3D-Self Impedance plots at system modes for Test Case-2 (a) 30MHz
(b) 295MHz (c) 430MHz (d) 520MHz and (e) 590MHz.
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For any power distribution system the target impedance can be computed from
equation 2.3 as
ZT = Allowed Ripple x Supply Voltage
Current (4 1)
However this target is only for self-induced noise that is characterized by self-impedance
of the port under consideration and does not account for the coupled noise from other
sources to that point. For boards that injects noise from a single source and other sources
being negligible compared to that, this target could be considered to be accurate. For
cases having multiple sources that source or sink current comparable to each other targets
have to be set based on the equation 2.2
Vi=ZI, + Z12l2 + ZinIn (4.2)
But trying to adhere to this equation will lead to prohibitive targets for self and trans-
impedances which could lead to an over design since not all sources are active
simultaneously and the estimated current I is the maximum possible value. It is more
realistic to consider the target for self-impedance and scale it down it by a factor-X (since
magnitude of self and trans-impedances are more or less equal) where X is the number of
sources switching simultaneously.
ZsELF = ZjRANS - Zj * (X)
(4.3)
Where X = Average number of simultaneous switching sources.
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4.2 Decoupling capacitor Selection
Decoupling capacitors are used on power distribution system to provide transient
current where the voltage regulator module fails to supply current (at frequencies greater
than 100kHz). Lower frequencies (lOOkHz-lMHz) require incorporation of bulk-
decoupling capacitors, which not only provide transient current for that frequency range
but also charge up ceramic and the inter-planar capacitance. However there will be no
discussion about the subject rather an approximation is taken.
For frequency range 10MHz-500MHz two solutions are compared one with two
33nF, two 300pF and the other with two 33nF, two lOOOpF, two 220pF ceramic
capacitors. The response of the capacitors in parallel is simulated using SPICE and the
ESRs of decoupling capacitors are adjusted so that the anti-resonance is kept down to
acceptable levels (<0.8Q). If this solution is used with a 4 mil thick inter-planar dielectric
as shown in figure 4.4 higher order harmonics are not suppressed. To suppress higher
order harmonics (greater than 500MHz) where ceramic capacitors fail to be effective, the
inter-planar dielectric thickness is kept to 2 mils (0.0508mm) with a permittivity er of 4.
It can be seen from figure 4.5 that the second solution is more effective than the first
and is employed to generate the 3D impedance plots. Both solutions are compared to the
profile for a 4 mil thick PDS with no decoupling capacitors to emphasize the
effectiveness of the solution.
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Figure 4.3: 6-Decoupling Capacitors in Parallel 2*33nF, 2*1000pF and 2*220pF
(a) Impedance Versus frequency (b) Schematic
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Figure 4.4 Comparison of 4mil thick plane with and without any decoupling capacitors
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2.5
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Figure 4.5 Impedance v/s frequency for different solutions of capacitor values
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4.3 Decoupling Capacitor Placement
After selection of the capacitors it becomes necessary to place them at a location at
which they are most effective. Since each capacitor provides a low impedance path at
different frequencies they influence different system modes. Out of the three selected
capacitors 220pF has the highest resonance frequency and hence provides a low
impedance path over the widest frequency band.
Based on 2D simulations and their corresponding resonant frequency the modes that
each capacitor influences can be estimated and shown in table-4.1. Although a lOOOpF
can slightly influence modes higher than (1,0) it can be assumed that it does not since the
change in impedance it provides for higher order modes are too small to justify the
placement of an additional capacitor. Since the modes vary as a function of distance on
the PDS an effective placement strategy for the three capacitors can be extracted as
follows.
33nF can be placed at any location since it influences (0,0)-Figure4.6 (a).
lOOOpF is to be placed in decreasing numbers from the left edge to the center-
Figure 4.6 (b).
220pF is placed as shown in figure 4.6 (c) with more capacitors needed in the
darker areas.
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Figure 4.6: Effective placement of different capacitors (a) 33nF (b) lOOOpF and (c) 220pF
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Capacitor
33nF
lOOOpF
220pF
Influenced Mode
(0,0)
(1,0)
(0,1), (1,1), (2,0)
Table-4. 1 : Capacitors and the modes they influence for test case-2
To verify the theory simulations can be run for a specific case. Figure 4.6 suggests
that lOOOpF capacitors are less effective at the center of the board. The impedance
profiles are extracted from the center with & without lOOOpF capacitors (shown in figure
4.8). As anticipated the difference in impedance values are too small to justify the
placement of lOOOpF capacitors.
Z (Ohms)
Without 2*1 000pF caps
at center
With 2*1OOOpFCaps at
center
0.00E+O0 2.00E+08 4.00E+08 6.00E+O8 8.00E+08 1.00E+09
Frequency (Hz)
Figure 4.7: Impedance Profiles with and without lOOOpF capacitors below the digital
module.
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4.4 Effect of capacitor placement on Self-Induced and Coupled Noise
Placing decoupling capacitors on the power distribution system based on the 2D-3D
optimization strategy reduces noise on the power supply. Since noise on the power supply
can be characterized as self induced and coupled noise it is important to understand how
placing capacitors effects the noise sources so that while placing capacitors it can be
established which noise source is being targeted self-induced noise, coupled noise or
both.
4.4.1 Reducing Self Induced Noise
Placing decoupling capacitors using section 4.2 above can minimize the self-induced
noise of any component that is characterized by its self-impedance. For self-impedance a
2D analysis is needed to estimate the capacitor values required to drive down the
impedance below an estimated target. The target impedance for such a case can be set
using equation 4.1 or 4.3 depending upon the number of active sources on the power
distribution system.
After the 2D analysis is done a 3D analysis will indicate where specific capacitors
need to be placed on the power distribution system to optimize design and to design an
entire plane area simultaneously. This would save simulation time, as it would be time
consuming to design each component by itself.
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4.4.2 Reducing Coupled Noise
Coupled noise is defined by the trans-impedance between components. Hence
reducing coupled noise would focus on minimizing the trans-impedance between two
components. To better understand altering trans-impedances a test case is considered
designated test case-3. This is similar to test case 1.01 in chapter-2 show in figure 4.8
with two ports - port-1 at (-18, 10) and port-2 at (-7, 10).
Port-1
(-18, 10)
Port-2 (-7, 10)
(5,12)
^ ^
(0,0)
(-20, -5)
Figure 4.8: Test case 3.
Z- parameters are extracted for two sets of simulations:
1 . Decoupling Solution at port- 1 . (Shown in figure 4.9)
2. Decoupling Solution at both ports. (Shown in figure 4. 10)
The decoupling solution selected is general and is not discussed here.
49
Z (Ohms)
Z11
Z21
O.OOE+00 2.00E+08 4.00E+08 6.00E+08 8.00E+08 1 .00E+O9
Frequency (Hz)
(a)
O.OOE+00 2.00E+08 4.00E+O8 6.00E+08 8.00E+O8 1.00E+09
Frequency (Hz)
(b)
Figure 4.9: Z parameters with solution at port-1 only (a) Zn and Z2i (b) Z12 and Z22
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Figure 4.10: Z-parameters with solution at both ports (a) Zn and Z2i (b) Z\i and Z22
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Based on figure 4.9 and 4.10 it can be observed that
1. Suppressing common modes at only port-1 is only partially effective and
significant noise is propagated to port-2.
2. Modes that are not common to both ports can be suppressed at the port that
supports it.
3. Suppressing common modes at each end and uncommon modes at respective ends
produces the most effective solution for reducing trans-impedances.
4. Z12 ~ Z21 for each case, although it should not be assumed in every case.
A solution for reducing trans-impedances can be based on the above principles.
Making splits in plane, which makes it difficult for noise to propagate, can also reduce
trans-impedances. However such techniques limit routing over that surface area.
Considering split planes is beyond the scope of this work.
Hence discrete capacitors can be used to serve two purposes - reducing self-induced
noise and coupled noise. Although the capacitors placed on the power distribution system
serve both functions simultaneously, it is necessary to consider each of these separately.
In cases where the power dissipation is low the injected current can be considered to be
negligible. The target computed would be higher and the number capacitors required
would be less. However coupled noise would then exceed the noise budget leading to a
design error and subsequent system malfunction. To avoid such a circumstances it is
essential to estimate both the target self and trans-impedances while placing capacitors.
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4.5 Summary
This chapter discusses techniques of estimating targets and selecting and placing
capacitors to meet these targets. Selection of capacitors is based on a pre-existing 2D
design technique. For placing capacitors a unique 3D technique is discussed which allows
placing capacitors depending upon the modes they influence to maximize their impact.
This technique also allows for designing the entire power distribution system with
multiple components by carrying out an initial analysis. Also the effect of discrete
capacitor placement on self-induced noise and coupled noise is discussed.
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Chapter 5
Designing High Density Packages
Existing methods for designing power distribution systems specify that the impedance
seen by a chip be lower than a target impedance that is computed using equation 4.1.
These methods are very vague since they do not indicate how to handle specific cases
like PCBs with sensitive blocks. It does not indicate how to deal with chips having
multiple power-ground connections. Also it does not show how to account for noise
coupling between chips and techniques to reduce them. If each component has to be
individually probed for its impedance then it can lead to unacceptable design times. To
overcome all these limitations a design is demonstrated, which is based on the 2D-3D
decoupling capacitor placement technique discussed in chapter-4.
5.1 Designing a Test Case
The 2D-3D design can be demonstrated using test case-4 as a test vehicle. It is
identical to the test case-2 used in chapter-4. It has a rectangular board with dimensions
17cm*25cm separated by a FR4 dielectric with Sr = 4. A digital chip of dimensions
2.5cm*2.5cm is mounted on it with its right edge at (-6.3, 4) with a power dissipation of
200mW and supply voltage of 1.5V as shown in figure 4.1. It has five I/O buffers that are
assumed to switching simultaneously. This will demonstrate the impact of simultaneous
switching noise on the integrity of the power supply. The board has another module that
has a VCO with its left corner at (-18,10) with a power dissipation of 2mW. It is evident
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that the digital logic with the larger power dissipation will act as the major noise source
and will dictate design constraints. The design objectives here are same as stated earlier
(a) Minimize voltage fluctuation on the power planes due to switching of each of the two
modules (self-induced noise).
(b) Minimize the noise coupling between both modules (coupled noise).
PD = 2mW ^- ~T^^
VCO ^ w
^ ^ DigitalBlock PD = 0.2W5 1/Os
Figure 5.1: Test Case-4
In order to design a power distribution system the design has to be optimized in the
frequency domain and then verified for its effectiveness in the time domain. This is due
to the fact that adding capacitors alters the impedance profile, which is a function of
frequency and the target generally seen is the deviation of voltage from its ideal position
as a function of time.
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5.1.1 Frequency Domain Design
For test case 4 the digital block contributes the most current (160mA max) and hence
for a specified 5% tolerance a target can be set for it using equation 2.3:
ZT = Allowed Ripple x Supply Voltage
Current
= 5% * 2.5V
160mA
ZT = 0.78ft
(5.1)
This means that restricting the impedance of the power supply to 0.78ft over a broad
frequency range will restrict the power supply fluctuation to 2.625V. Since the VCO has
a power dissipation Pvco< Pdigital its current can be ignored and hence the same
target can be assumes for both modules with Zy as self-impedance target for the digital
chip and trans-impedance for the VCO block.
Since the analysis is done for test case-3 the same design procedure explained in
sections 4.2 and 4.3 can be applied here and using the same 33nF, lOOOpF and 200pF
capacitors solution can be derived keeping in mind,
(a) Locations ofVCO and Digital module.
(b) Table 4. 1 and Figure 4.6
The decoupling solution is shown in figure 5.2 with two 33nF, two lOOOpF & two
200pF capacitors below the VCO and two 33nF & two 200pF below the digital module.
The solution is verified with the help of the 2D plot shown in figure 5.3.
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Analog
Digital Block
Figure 5.2: Decoupling Solution for test case-4
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Frequency (Hz)
Figure 5.3: 2D Impedance at the VCO port
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Adding these capacitors creates a shift in system modes. 3D plots are generated for
the new system modes at 60, 285, 435, 530 and 595MHz are shown in figure 5.5 to verify
the global effectiveness of the power distribution system design. Section 4.3 explains
optimum placement of capacitors lOOOpF & 200pF. Figure 4.6 shows how these
capacitors may be laid out for maximum impact. It however does not optimize placement
of the 33nF capacitor. The 2D plot in figure 5.4 at 60MHz is a top view of the 3D plot
with different color gradients indicating different impedance magnitudes. This allows the
optimization of capacitor placement for that frequency across the surface of the board
seeing different color gradients. Such techniques are useful when the module has multiple
Vdd and ground pins or the plane is connected to several modules. The impedance
gradient can be seen across the surface.
PLL
DO. 19-0. 2
? 0.18-0.19
?0.17-0.18
130.16-0.17
0.15-0.16
0.14-0.15
Digital
Logic
Figure 5.4: 2D plot (Top View) at 60MHz showing impedance variation
across the design area
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Figure 5.5 3D-Self Impedance plots at new system modes (with decoupling capacitors)
for Test Case-2 (a) 60MHz (b) 285MHz (c) 435MHz (d) 530MHz and (e) 595MHz
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The darkest region indicates the lowest magnitude due to the two 33nF ceramic
capacitors and it increases radially centered around the points where the capacitors are
placed. This technique can be used to determine where the next 33nF ceramic capacitors
may be placed in order to maintain low impedance at 60MHz., leading to a procedure to
find an optimized solution that can be useful for higher density PCBs. Figure 5.4
indicates that to maintain a uniform impedance of 0.14ft at 60MHz throughout the
surface of the board two sets of 33nF capacitors have to be placed at a distance of 2.5cm
from each other. However since the two modules under consideration in test case-4 are
placed apart such an optimization method is not necessary.
The post layout 3D plots at 285, 435, 530 and 595MHz show the effectiveness of the
placement strategy discussed in section 4.3. The impedance peaks are effectively
suppressed in the regions where the discrete capacitors are located and are well below the
0.78ft target level. An important part of the design is that since no capacitor was placed
at a location where it did not play a significant role there was no wastage of capacitors
that in turn saves money and gives more area for routing traces.
Although the impedance meets the target by a comfortable margin it is necessary to
verify the same by simulating the circuit in the time domain with the help of time domain
models of the components as extracted in chapter 3.
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5.1.2 Time Domain Verification
For a time domain equivalent of test case-4, it is modified by substituting the time
domain equivalents of the modules shown in figure 4.11. The digital logic has a core and
I/Os which inject/draw current from the power supply causing power supply fluctuations.
To represent this phenomenon in the time domain we represent the core with a Norton
equivalent model a current source with its core capacitance.
PLL Core Current
I/O buffers switching at
40MHz
Figure 5.6: Time Domain Simulation-Test Case-5: Five I/O buffers, Digital core and
PLL models
Five I/Os are considered for this case, the switching at 40MHz the pull up and pull down
curves of which are represented by IBIS models given in appendix-A. The core
capacitance is calculated with the equation given in [27].
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Average power dissipated is given by
P = CV2f (5.2)
Where C = Core capacitance
V = Supply Voltage
f = Operating frequency.
Hence,
C = P / (V2f)
= 0.2/ (6.25*40M)
= 800pF
(53)
A simplified model can be used to represent core current profile [27]
T
Average Power Dissipated = 1/T 0J V i(t) dt
= 1/2V*IMAX
Imax = 2* 200mW/2.5
Imax = 160mA ,5 ^
A model for the PLL can be extracted from the simulation of the PLL block as given in
chapter 3. It is represented by a 480MHz sinusoidal current source with peak amplitude
of 0.226mA. Since the power dissipation of the PLL block is very low (2mW) it is not
going to contribute significantly to the overall noise budget.
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Figure 5.7: Power supply fluctuation at Digital Logic (-9.166, 4.666)
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Figure 5.8: Power supply fluctuation at PLL (-15.5, 8.8333)
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Figure 5.9: 40MHz Driver Output
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Figure 5.10: Probability Density Function of voltage on the power supply
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The power supply fluctuation around the digital and the PLL module are given the
figure 5.7 and 5.8. As anticipated the voltage fluctuations are restricted to 5% of the
supply voltage. Another way of verifying the voltage fluctuations is by computing the
probability density function of the power supply voltage over the entire power/ground
plane. The voltage fluctuation AV is more when driver outputs are switching either from
low to high or high to low. Hence based on the time domain results it can be concluded
that the PDS design objectives have been met.
5.2 Designingwith multiple components
For high-density packages having several thousand vias and multiple chips (as shown
in figure 5.1 1) the same power distribution design procedure demonstrated for test case-4
with some slight modification.
Module- 1 Module-4
Module-2
Module-3 Module-5
Module-N
Figure 5.11: High Density Package
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The 2D-3D Design procedure can be summed up as follows:
(a) Equation 4.3 can be used to estimate the target self and trans-impedances
(b) 2D simulation at the edge will determine the value and number of capacitors.
(c) 3D simulation of the power/ground planes and location of the module will show
which capacitor would have to be placed at a particular location
Since this procedure computes a 3D curve across the plane there is no longer any
ambiguity regarding multiple VDD and VSs pins as the impedance level of all pins can be
verified simultaneously. This procedure gives a solution that accounts not only for the
relative position of the capacitor (compared to the chip) but also for the absolute position
thus improving system performance without increasing cost. Also since it allows for
simultaneous design of multiple components with a single set of analysis it conserves
design time. A design flow chart for the 2D-3D power distribution design technique is
shown in figure 5.12. Since the Ztarget is based on an estimate of the injected current
value and the number of sources switching simultaneously, the resulting voltage
fluctuations extracted from time domain simulations may not be equal to or less than the
desired target. In such a situation the target voltage fluctuations can be reduced somewhat
and the same design procedure can be followed since the design isn't time consuming.
The feedback loop in the flowchart accounts for such a situation.
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Estimate target self and trans-
impedances based on voltage
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Use 2D Impedance simulation to
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Use 3D Impedance plots and chip
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Figure 5.12: 2D-3D Power distribution design flowchart
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5.4 Summary
This chapter demonstrates power distribution system design using a 2D-3D
impedance design technique. Decoupling capacitor values are selected using 2D
impedance profiles and a placement strategy is derived using 3D impedance curves. 3D-
impedance design technique allows for optimization of placement of decoupling
capacitors and handling of high density PCBs. Overall the 2D-3D design procedure is
well suited for designing high-density packages in a comparatively short span of time.
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Chapter 6
Conclusion and FutureWork
In this thesis the properties of power distribution system impedance have been
characterized to help better understand the structure. The power-ground plane structure is
considered to be a cavity resonator, resonating at discrete frequencies. Self-impedance in
symmetrical plane structures exhibit properties of symmetry as long as the plane is not
populated with capacitors. These properties can be exploited to save simulation time,
which is of major concern in field solvers. Trans-impedances are examined to be a
function of common modes between the two ports. Simulating the PCB-chips in actual
circuit solvers and using well-established, pre-existing models are used to develop
accurate time domain models of chips. VCO models are developed with the help of
circuit solvers and digital model is developed using IBIS and an approximate core model.
2D impedance plots are used to select the number and value of capacitors. Extracting 3D
impedance plots across the surface of the power planes gives a more intuitive look into
the way modes vary with respect to distance on the planes. This leads to a unique
methodology of discrete capacitor placement. A method of setting targets to account for
trans-impedances is shown. Using the 2D-3D approach helps to design a dense package
in a relatively short time by carrying out an initial analysis that in turn throws out discrete
capacitors and a technique to effectively locate them.
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As an extension to the work presented in this thesis the following areas of focus can
be considered to be appropriate
1. Developing 3D impedance simulation techniques for irregularly shaped
planes.
2. Reducing trans-impedances with the help of split planes.
3. Finding ideal capacitor values along with ESRs to minimize antiresonances.
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Appendix-A
IBIS Models
Vout Resistance
2.5 11.701
1.9 14
1.8 13.63636
1.6 15.45455
1.5 15
0.8 20.83333
0.7 20
0 25.384615
Table A: Linearized Pull Up IBIS Model
Vout Resistance
0 10.2 I
0.7 11.46976
1.4 14.04776
1.5 15
1.6 14.5454
2.5 22.7272
Table B: Linearized Pull Down IBIS Model
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Figure A: Comparison ofLinearized IBIS model with original IBIS Model for Pull up
and Pull Down Cases.
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Appendix-B
Transient Waveforms
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Figure B: VCO current source model at 480MHz
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Figure C: VCO current source model (frequency)
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